Device and package parasitic circuit model band the efficiencies reported are a lot lower and in the range of 60-65% [6], which is effectively no better than a class B amplifier. This paper outlines how a proven high efficiency design process [1] can be applied to the latest Si LDMOS devices at S-band frequencies to achieve efficiencies close to theoretical class-F operation under band limited conditions.
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The package and device model, which was employed for RF I-V waveform de-embedding, is shown in Fig. 1 , and consists of a manifold/bond pad capacitance, bonding wire inductance combined with a linear approximation for the device output capacitance. The parasitic model allowed for the calculation of impedances required at the measurement plane to present the desired impedances at the current generator plane as shown in Table I . Thus, allowing engineering of class F behavior at the current generator plane.
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II. DE-EMBEDDING TO THE CURRENT GENERATOR PLANE
A key requirement for waveform engineering is for procedures to be applied at the current generator plane. Only at this plane is there a direct correlation of the waveforms to the DCIV plane and this also allows for extraction of the device output capacitance, which needs to be resonated out if an open circuit is to be presented at the current generator plane. This necessitates de-embedding the measured I-V waveforms to the current generator plane. This required the subtraction of the displacement currents and voltages generated by the device and package parasitic components [4] .
In the current climate of energy conservation, higher running costs and limited energy supplies there is a great need to produce highly efficient power amplifiers. This is especially applicable for high power applications such as radar or mobile phone basestations where the amplifiers are typically outputting in excess of 40dBm.
One such high efficiency implementation is the Class F amplifier that allows for a maximum efficiency of 100% but also allows for maximum output power. The optimal design of a class F amplifier is done through waveform engineering at the device output [1] and this has been successfully achieved at low power levels in an on wafer environment [2] - [3] .
However, the use of waveform engineering in high power devices requires the consideration of extra factors that can significantly alter the waveforms [4] . These are the packaging of the device and the measurement system impedance. Once these effects are negated, waveform engineering can again be applied. In this paper the successful use of waveform engineering has been demonstrated on a 5W Si LDMOS device supplied by Freescale Semiconductor Inc. The robust waveform engineering was undertaken at both 0.9GHz and 2.1 GHz using the high power active harmonic load pull measurement system developed at Cardiff University [5] .
There is a large amount of literature reporting high efficiency LDMOS designs with power added efficiencies above 75% [6] . However, this has only been achieved at frequencies around 1.2GHz. At frequencies approaching S-
I. INTRODUCTION
Abstract -This paper demonstrates that by robust waveform engineering it is possible for high power Si LDMOS to achieve very high efficiency at frequencies up to 2.1GHz. Class F amplifier operation was realized in a 5W LDMOS device by the successful application of robust waveform engineering procedures; undertaken at the current generator plane. The peak power added efficiency was found to be 78% at O.9GHz and 77% at 2.1GHz. In both cases the RF waveforms were optimized in terms of the gate voltage, fundamental and harmonic impedances. The main difference at 2.1 GHz was the change in fundamental impedance to a more reactive impedance to compensate for the dynamic device output capacitance. To the authors' knowledge this is the highest efficiencies reported in the literature for Si LDMOS devices at 2.1 GHz.
Index Terms -Power amplifiers, high efficiency, class F. The third harmonic phase sweep, used to locate an open, shows a higher level of sensitivity than observed for the second harmonic. This is due to the requirement of resonating 270 Fig. 4 Phase sweeps at the measurement plane of the second and third hannonic impedances at a fundamental frequency of 2.1 GHz harmonic sweep was done with the third harmonic passively terminated to 50il. Once the optimum was determined for the second harmonic a similar phase sweep was done around the third harmonic with the second harmonic now locked to its optimized value. The results are shown in Figs. 3 and 4.
At both frequencies it can be seen that the efficiency sensitivity to the second harmonic is very low. This is due to the large device output capacitance, which effectively already provides the required low termination to the current generator. However, in both cases a peak in efficiency is found. At O.9GHz this occurs at 0-14.4jil and at 2.1 GHz this occurs at 0-24jQ. These agree well with the values shown in Table I . ---- Fig. 2 Gate voltage sweep at a fundamental frequency ofO.9GHz with the second and third hannonics set to short circuits
B. Harmonic Optimization
The harmonic terminations applied at the current generator plane were determined after taking the parasitic network into account. However, due to uncertainties in determining the parasitic components, second and third harmonic phase sweeps, at the two frequencies of operation were conducted, with a constant magnitude set to one. To begin with a second
A. Gate sweeps
Class F behavior was achieved through applying the systematic investigations outlined in [1] . This procedure started with a gate sweep of the device with a real impedance at the fundamental and short circuits at the second and third harmonics. The gate sweep measurement located the appropriate bias condition to null the most significant odd harmonic (Le. 3 rd harmonic) so that it appears only in the voltage waveform, minimizing dissipated energy and thus enhancing efficiency. This was done at O.9GHz and 2.lGHz, the results for O.9GHz are shown in Fig. 2 .
The gate sweep at O.9GHz shows that there is a clear third harmonic minimum at a gate voltage of 2.37V, which is slightly above pinch off. At 2.1 GHz the third harmonic minimum does not occur at the same gate voltage. As well as that the third harmonic current minimum is no longer as clearly defined as it was at O.9GHz. In this case a minimum third harmonic current is observed at a gate voltage of 2.25V. The reason for this could be due to the relatively low f T that is in the region of 7.5GHz, which starts to affect the harmonic composition of the current waveform when operating at 2.1GHz. The device was put into the conditions at the measurement plane as outlined in Table II . The results obtained at 0.9GHz are shown in Fig. 7 . The PAE obtained at IdB compression was 77.2% whilst delivering 36dBm of output power to the load. A peak PAE of 78% was measured with the device 4dB into compression. The waveforms, at IdB compression are shown in Fig. 8 . The waveforms confirm that class F behavior was obtained at component is close to the 110Q fundamental impedance used at 0.9GHz. It is believed that the additional reactive component is required to accommodate the complex impedances being presented at the higher harmonics. This occurs due to the 50n system impedance at the higher harmonics being transformed to complex impedances at the current generator plane. Rhodes [9] has theoretically outlined that the optimum impedance for efficiency changes when the higher harmonics are terminated into complex impedances. This new impedance was then used to measure the performance of the device in class F. out the device output capacitance, which becomes difficult at higher frequencies. This is confirmed by the increased sensitivity of the efficiency at 2.1 GHz where there is a larger variation in efficiency. Peak efficiency at 0.9GHz is found at 0+28jn and 0+3.5jn at 2.l0Hz. As before, these are in agreement with the simulated values shown in Table I .
IV. CLASS F RESULTS
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C. Fundamental Impedance Sweep
Now that the design has been optimized in terms of its harmonic current and voltage composition, the next step was to enhance the performance of the device at the fundamental. This requires varying the load presented at the fundamental frequency of operation. The desired real impedance was achieved at the current generator plane by accounting for the package network. This real intrinsic load was then swept over a range of values to determine the optimum fundamental impedance in terms of power added efficiency. Typically, higher drain efficiencies are possible at high fundamental load impedances as the effect of the knee is minimized. However, in this case the power added efficiency (PAE) is used to ensure that the amplifier has sufficient gain. The results are shown in Fig. 5 .
The results show that there is an expected decrease in power with load increase but the PAE only noticeably increases up to a fundamental load impedance of lIon For this reason a fundamental load of lIon is chosen as this also provides 36dBm (4W) of output power. This impedance of lIon at the current generator plane was found to be 54.2+52.6jn at the measurement plane.
The same process was applied at 2.1GHz, but it was quickly realized that the performance was not the same as at 0.9GHz. This was due to the complexity of output capacitance deembedding, which becomes more important at higher frequencies. The device output capacitance is a non-linear function of drain voltage [7] , hence is not fully accounted for when using a simple linear approximation. To improve the calculation of the required measurement plane impedance, the 'average' dynamic capacitance was determined at the fundamental frequency using the MET [8] model of the device. The improved measured 2.10Hz results, now achieved, when sweeping real fundamental load impedance at the current generator plane are shown in Fig. 6 .
The results in Fig. 6 now outline the same performance variation as seen in Fig. 5 but with a lower gain. This gain reduction was expected due to the relatively low f T of the device. The PAE at a fundamental impedance of lIon at the current generator plane was 75%. This was three percent lower than expected and also produced less output power than at 0.9GHz.
To further optimize the results obtained in Fig. 6 , a highdensity fundamental load pull sweep was conducted around the peak PAE area of lIOn. The resulting optimum impedance for PAE was found to be 13.9+30.1jn at the measurement plane. This corresponds to a complex impedance of 99.7+25.9jQ at the current generator plane. The real v. CONCLUSIONS Through the use of de-embedding and active harmonic load pull, the demonstration of a Si LDMOS device in class F operation has been shown to produce record levels of efficiency at S-band frequencies. De-embedding to the current generator plane was essential to allow for waveform engineering to be undertaken at the current generator plane. This also allows for direct comparison of the device performance at the different frequencies of operation. This has been confirmed by comparing a similar investigation conducted at 0.9GHz and good agreement was found in terms of performance and in the current and voltage waveforms.
The results measured at 2.1GHz are shown in Fig. 9 . The performance is similar to that obtained at 0.9GHz, with 77.1 % PAE at 1dB compression with 35.9dBm of power being delivered to the load. The main difference is that the flat peak efficiency region at 0.9GHz was not replicated at 2.1 GHz. The waveforms at 1dB compression are shown in Fig. 10 .
The voltage waveform is shown to be square in shape as at 0.9GHz and the current is half rectified. However there is a slight reduction in the third harmonic voltage component. 
